



ARL-TR-8138 • SEP 2017



# Modeling of a Stacked Power Module for Parasitic Inductance Extraction

by Steven Kaplan

Approved for public release; distribution is unlimited.

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# Modeling of a Stacked Power Module for Parasitic Inductance Extraction

by Steven Kaplan

*Sensors and Electron Devices Directorate, ARL*

REPORT DOCUMENTATION PAGE				Form Approved OMB No. 0704-0188	
<p>Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p> <p><b>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</b></p>					
1. REPORT DATE (DD-MM-YYYY) September 2017		2. REPORT TYPE Technical Report		3. DATES COVERED (From - To) 1 June 2017–31 August 2017	
4. TITLE AND SUBTITLE Modeling of a Stacked Power Module for Parasitic Inductance Extraction				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S) Steven Kaplan				5d. PROJECT NUMBER R0023109.4	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) US Army Research Laboratory Sensors and Electron Devices Directorate (ATTN: RDRL-SED-P) 2800 Powder Mill Road Adelphi, MD 20783-1138				8. PERFORMING ORGANIZATION REPORT NUMBER  ARL-TR-8138	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT <p>Power switching modules inevitably suffer from compromised electrical performance due to limitations imposed by standard planar packaging arising from issues of heat dissipation, reliability, and parasitic inductance. An improved packaging approach has been proposed to simultaneously address each of these issues, including parasitic inductance. Parasitic inductance has a particularly detrimental effect on metal–oxide–semiconductor field-effect transistor switching characteristics due to signal overshoot. This approach makes use of multifunctional components as concurrent electrical, thermal, and mechanical attachments. The power devices in the resulting module design are stacked between copper layers with an integrated heat sink. By stacking devices, the module's parasitic inductance should be reduced, with concurrent improvement of reliability and heat dissipation, in comparison to traditional planar packaging. This report describes modeling used to extract the predicted parasitic inductance of a stacked half-bridge switching module, by performing magnetic-field simulations to derive frequency-dependent impedances.</p>					
15. SUBJECT TERMS power module, half-bridge, stacked devices, overshoot, parasitic inductance, multifunctional components					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT  UU	18. NUMBER OF PAGES  16	19a. NAME OF RESPONSIBLE PERSON Steven Kaplan
a. REPORT Unclassified	b. ABSTRACT Unclassified	c. THIS PAGE Unclassified			19b. TELEPHONE NUMBER (Include area code) (301) 394-3013

## Contents

---

List of Figures	iv
List of Tables	iv
1. Introduction	1
2. The Stacked Power Module	1
3. Magnetic-Field Simulation Model	2
4. Modeling Results	4
5. Conclusions and Future Work	7
6. References	8
List of Symbols, Abbreviations, and Acronyms	9
Distribution List	10

## List of Figures

---

Fig. 1	Standard power module configuration.....	2
Fig. 2	Half-bridge circuit schematic indicating the location of the 2 switches and 2 diodes in the assembly .....	2
Fig. 3	Half-bridge simulation model schematic .....	3
Fig. 4	Modeled half-bridge circuit, with the section containing the excitation port ( $D_1$ - $S_1$ $D_2$ ) enclosed in red.....	4
Fig. 5	Frequency plot of half-bridge reactance .....	5
Fig. 6	Frequency plot of impedance magnitude.....	5
Fig. 7	Comparison of the modeled reactance and inductance.....	6

## List of Tables

---

Table 1	Impedance of power module for each frequency in model analysis.....	4
Table 2	Parasitic inductance values extracted at frequencies above self-resonance.....	7

## 1. Introduction


---

Parasitic impedances are critical to the achievable performance of power electronics components, and especially so for those used in switching applications. Wide bandgap semiconductor devices, in general, and silicon carbide (SiC) devices, in particular, are used in fast switching applications, which seek to take advantage of their exceptional performance capabilities. However, these capabilities are limited by the parasitic inductance of the packages in which the SiC devices are contained. High-speed and/or high-frequency applications pose a potent challenge to maintaining switching performance due to the resulting large oscillation ringing and overshoot in the switching waveforms attributable to parasitic inductances in the device package and its external circuit.<sup>1</sup> Power electronics switching voltages are typically de-rated by 50% to safely accommodate anticipated over-voltage due to various phenomena related to device fabrication and packaging. Primary among these phenomena is voltage overshoot due to parasitic inductance, particularly in high current, fast switching applications. Since the overshoot voltage is directly proportional to parasitic inductance, minimizing the module package inductance should allow for less de-rating of the switching voltage for a given switching current and speed.


## 2. The Stacked Power Module

---

A typical power module layout is shown in Fig. 1 with a cross-sectional view of its various components. Note that this design employs single-function components spread out over the entire package region to address the electrical, thermal, and mechanical requirements of the module. The power module being modeled in this work consists of a half-bridge configuration with a stacked die and integrated cooling. The stacked elements of the module simultaneously provide thermal and electrical contact. These multifunctional components (MFCs) compose the constituent sections that make up the power module. The module is shown in Fig. 2 next to a half-bridge circuit schematic. The half-bridge design is being considered because it is the foundation of many power circuits (inverters and converters). The power module, as described, is both modular and scalable to accommodate any number of configurations of diodes and switching devices.<sup>2</sup> This particular half-bridge module consists of 2 diodes and 2 switches, such as insulated gate bipolar transistors (IGBTs) or metal–oxide–semiconductor field-effect transistors (MOSFETS). The stacked arrangement of the MFCs reduces the lengths and number of constrictive electrical paths, especially wire-bonds. The switches are packaged in series rather than the more typical antiparallel configuration, to further reduce inductance.<sup>3</sup>



**Fig. 1 Standard power module configuration**



**Fig. 2 Half-bridge circuit schematic indicating the location of the 2 switches and 2 diodes in the assembly**

The electrically conductive layers for the power module are fabricated from copper, while all the devices are primarily SiC. The base layer acts as the positive bus in the circuit. It connects the drain of the switching device to the cathode of the associated diode. The middle layer consists of a conductor that acts as the midpoint on the circuit schematic. It electrically connects the source of the lower switching device and the anode of the lower diode to the cathode of the upper diode and the drain of the upper switching device. The top layer shown in Fig. 2 acts as the negative bus in the half-bridge module connecting the source of the upper switching device to the anode of the diode.


### 3. Magnetic-Field Simulation Model

The model developed to extract the inductance of the stacked power module was created in COMSOL Multiphysics Simulation Software. Within the AC/DC module of COMSOL, a magnetic-field physics simulation was performed. This simulation uses a current driven “lumped port” defined between the negative bus and the midpoint terminals of the stacked module. The study analysis for the




simulation was done in the frequency domain from 100 kHz to 100 MHz. This frequency range encompasses the relevant wide bandgap signal spectrum corresponding to the switching applications anticipated for this power module. Inductive impedance characteristics of the power module are negligible at frequencies below 100 kHz. This is because the self-resonance frequency of the power module, where the impedance transitions from capacitive to inductive, is well above 1 MHz, which is apparent from the results presented in the subsequent sections of this report.

The COMSOL model geometry for the stacked power module is shown in Fig. 3. The purple regions represent the copper components that form the bulk of the module. The SiC MOSFETs and diodes are rendered as clear with black framing of their boundary regions. The 4 aluminum wire-bond connections from the source and gate lines are rendered as straight black segments. The acrylic module case, including cooling fluid ports, is outlined in gray. The module components are immersed in NOVEC 7500 engineering fluid, which resides within the outer case. The various properties of this fluid, such as dielectric permittivity and resistivity, were manually defined in the COMSOL model. The lumped port, through which the power module is excited in the model analysis, is indicated by the narrow rectangular prism (outlined in gray) extending between the negative bus and the midpoint.



**Fig. 3 Half-bridge simulation model schematic**

The circuit diagram corresponding to the model of the half-bridge power module is shown in Fig. 4. The magnetic-field analysis in the model is performed on the section of Fig. 4 enclosed in red. Note that the negative bus corresponds to  $D_1$ , the midpoint to  $S_1D_2$ , and the positive bus to  $S_2$ . Therefore, the diagram in Fig. 4 is inverted relative to the representation in Fig. 3.



**Fig. 4** Modeled half-bridge circuit, with the section containing the excitation port ( $D_1$ - $S_1D_2$ ) enclosed in red


## 4. Modeling Results

The impedances derived from the model at the lumped port of the stacked power module are tabulated in Table 1. Notice that the imaginary impedance component (i.e., reactance) transitions from negative to positive between 2 and 10 MHz. Frequency-domain impedance analysis at the excitation terminals leads to a series resonant impedance plot with minimum magnitude at the self-resonant frequency (SRF).<sup>4</sup> The transition of the port reactance from negative (capacitive) to positive (inductive) in the power module is also located within this spectral region. Above this transition frequency, the module parasitics are primarily inductive and can be extracted from the reactance values.


**Table 1** Impedance of power module for each frequency in model analysis

Frequency (MHz)	Lumped port impedance ( $\Omega$ )
0.1000	$0.024147 - 0.033403i$
1.000	$0.24147 - 0.33403i$
2.000	$0.48295 - 0.66805i$
10.00	$0.56212 + 0.24714i$
50.00	$2.8106 + 1.2357i$
100.0	$1.5599 + 6.0842i$

The transition from capacitive to inductive reactance is well illustrated by the frequency plot in Fig. 5. The capacitive reactances become more negative as frequency rises, until there is a transition to positive reactance between 2 and 10 MHz. Thereafter, the reactances rise with frequency from 10 to 100 MHz. The minimum impedance magnitude at the SRF is consistent with this frequency response pattern, as shown in Fig. 6.




**Fig. 5** Frequency plot of half-bridge reactance



**Fig. 6** Frequency plot of impedance magnitude

Based on the reactance transition to inductive values between 2 and 10 MHz, the inductance for the half-bridge was extracted from the reactance values at 10, 50, and 100 MHz. Each inductance value can be found by dividing the corresponding reactance by  $2\pi f$ . These inductances are plotted, along with the reactance values, in Fig. 7. The reactance rises linearly from 2 to 50 MHz, and this linearity persists

at simulation frequencies to at least 60 MHz. However, the impedance and reactance rise more rapidly as the frequency approaches 100 MHz. Based on consultations with COMSOL technical support personnel, it is believed that this nonlinear behavior at the higher frequencies may be due to device subdomains that were defined in the computer-aided design software model, which was imported into the COMSOL platform for the physics analysis. The boundary traces of these subdomains are visible in Fig. 3. They create meshing issues that may cause instabilities in the model analysis at higher frequencies. These meshing issues were successfully dealt with, for the most part, but may be affecting the high-frequency solutions near 100 MHz. As such, the subdomain boundaries will be removed and the analysis revisited in subsequent modeling. This will be part of a continuing device package optimization effort, which will include extensive empirical comparisons.



**Fig. 7 Comparison of the modeled reactance and inductance**

The parasitic inductance extraction results of the modeling analysis are summarized in Table 2. As noted, there is remarkable consistency in the inductance values derived from the modeled impedance of the stacked power module. The predicted inductance is calculated to be 3.93 nH for all excitation frequencies in the model beyond the resonance transition, except at the maximum study frequency of 100 MHz, where it rises to 9.68 nH. However, even without attributing this increase to meshing anomalies at the device subdomain boundaries, the modeling results indicate that the stacked half-bridge power module design has significantly lower parasitic inductances than those of traditional planar configurations, which are typically an order of magnitude higher (near or above 50 nH).<sup>3</sup>

**Table 2      Parasitic inductance values extracted at frequencies above self-resonance**

<b>Frequency (MHz)</b>	<b>Reactance (<math>\Omega</math>)</b>	<b>Inductance (nH)</b>
10	0.247	3.93
20	0.494	3.93
30	0.741	3.93
50	1.236	3.93
60	1.483	3.93
100	6.084	9.68

## **5.    Conclusions and Future Work**

---

Preliminary modeling of the impedance characteristics of a stacked half-bridge power module was performed to investigate its efficacy in limiting parasitic inductance. This stacked design makes use of compact MFCs to address cooling, reliability, and reduction of parasitics. Magnetic-field modeling reveals that the parasitic inductance of this design is significantly lower than is generally found in standard planar module configurations. The inductance values predicted by the model ranged from about 4 to 10 nH, well below the usual parasitic inductance typically seen by power modules of the planar type, which are on the order of 50 nH or higher. This reduction in inductance is likely due to more compact electrical connections and elimination/shortening of package wire-bonds. Follow-on modeling will be performed in the future, as part of a co-engineering/co-design effort, and will incorporate empirical data and comparisons with different power module designs.

## 6. References

---

1. Sayed H, Zurfi A, Zhang J. Investigation of the effects of load parasitic inductance on SiC MOSFETs switching performance. 2017 IEEE International Conference on Industrial Technology (ICIT); 2017 Mar 22–25; Toronto, Canada. IEEE; 2017 May 4. doi: 10.1109/ICIT.2017.7913070.
2. Boteler LM, Niemann VA, Urciuoli DP, Miner SM. Stacked power module with integrated thermal management. In: 2017 IEEE International Workshop on Integrated Power Packaging (IWIPP); 2017 Apr 5–7; Delft, Netherlands. IEEE. doi: 10.1109/IWIPP.2017.7936764.
3. Li S, Tolbert LM, Wang F, Peng FZ. Reduction of stray inductance in power electronic modules using basic switching cells. Proc 2010 IEEE Energy Conversion Congress and Exposition, ECCE 2010; 2010; Atlanta, GA. IEEE. p. 2686–2691.
4. Lemmon A, Graves R. Parasitic extraction procedures for silicon carbide power modules. IEEE International Workshop on Integrated Power Packaging (IWIPP); 2015 May 3–5; Chicago, IL. IEEE. doi: 10.1109/IWIPP.2015.7295986.

## List of Symbols, Abbreviations, and Acronyms

---

AC	alternating current
ARL	US Army Research Laboratory
DC	direct current
IGBT	insulated gate bipolar transistor
MFC	multifunctional component
MOSFET	metal–oxide–semiconductor field-effect transistor
SiC	silicon carbide
SRF	self-resonant frequency

1 DEFENSE TECHNICAL  
(PDF) INFORMATION CTR  
DTIC OCA

2 DIR ARL  
(PDF) RDRL CIO L  
IMAL HRA MAIL & RECORDS MGMT

1 GOVT PRINTG OFC  
(PDF) A MALHOTRA

1 ARL  
(PDF) RDRL SED P  
S KAPLAN